

April 26, 1990

TO:

See Distribution

FROM:

Carl Swoboda

SUBJECT: New Version

This is an updated version of Main timing Controllers Specification.

Please replace old version in binders with attached new version of specification.

# MASTER TIMING CONTROLLER

for use in the

# Silicon Strip Detector Readout System SPECIFICATION

M. Fachin. C. Rotolo April 5, 1990

# Table of Contents

1.	GENERA	L	.1
2.	SYSTEM	DESCRIPTION	.2
	2.1.	Clock Generation and System Synchronization	.3
	2.2.	Read Address	.5
	2.3.	1st Level Trigger Communication	.6
	2.4.	Trigger pipelining	-6
	2.5.	Calibration Mode	.9
	2.6.	Test (Debugging) Mode	.9
3.	ERRORS	 	.9
4.	INPUT/C	OUTPUT	.10
		ASTBUS Interface	
		4.1.1. Reset	.10
		4.1.2. Write_enable	.10
		4.1.3. Calibration mode	.10
		4.1.4. Test mode	.10
		4.1.5. Clock Phase	.10
		4.1.6. Trigger pipeline depth	.10
		4.1.7. Read address offset	.10
	4.2. F	ront Panei Signals	.11
		•	
ÁP	PENDIX -	Fastbus interface memory map	.12

#### 1. GENERAL

The Master Timing Controller (MTC) module is part of the Silicon Strip Detector System, intended for use in experiments E771 and E789. In addition to generating the system clock coherent to the beam, the MTC provides the mechanism to maintain system synchronization, generates hit addresses, and acts as an interface between the readout system and the 1st level trigger system. The MTC provides a pipeline for triggers and is responsible for system reset (initialization). Figure 1 shows the MTC connections to the Sequencer modules and to the trigger system.




Fig. 1 - MTC connections to the Sequencers and 1st level trigger system.

#### 2. SYSTEM DESCRIPTION

The MTC plays a central role in the control of the SSD readout system. It throtties the trigger rate based on maximum system throughput capability and broadcasts hit addresses in response to trigger requests.

Upon receiving a trigger pulse from the 1st level trigger system, the MTC sends the corresponding hit address to the Sequencers, which relay it to the D/Es. Trigger requests pending in the MTC due to trigger pipelining are forwarded only after all D/Es in the system have encoded the previous trigger. The MTC also incorporates features for system calibration and debugging. Figure 2 shows the MTC's internal functions.




Fig. 2 - MTC internal block diagram

# 2.1. Clock Generation and System Synchronization

Figure 3 shows the Clock and the Sync generation block diagram.

The MTC expects a continuous NIM 53 MHz RF from the accelerator, and generates a nearly 50% duty cycle clock signal that is fanned out individually to each crate. In order to maintain constant phase relationship to the RF, a EG&G Model 140/N Zero Crossing Discriminator is used. The 50% duty cycle is achieved by reshaping the 53 MHz pulses with a 8 ns delay line. To account for slow drifts of the RF with respect to the actual beam, the MTC provides a 6-bit programmable delay line with .5 ns resolution for clock phase adjustment. This delay line is programmed through Fastbus.

The MTC is capable of delivering a fixed phase 53 MHz clock relative to the beam. This clock is the absolute timing signal for the system and can be used as a reference throughout the system. If individual modules need a different phase relationship, they have to adjust the phase locally.






Fig. 3 - Clock Generation and System Synchronization

The MTC generates a SYNC signal with fixed phase relative to the clock on every 256 clock cycles. The MTC keeps a copy of the D/Es write counters for use as a reference to evaluate the read address (hit address). The MTC thus knows when the write counters in every D/E are expected to be at address zero. At this precise time the MTC broadcasts a 18.8 ns SYNC pulse to the Sequencers in the system. The Sequencer will then bus this signal to all the D/Es in the crate, with each D/E checking its synchronization to the SYNC pulse. If a loss of sync is detected, the faulty D/E will inform the Sequencer in the crate by asserting the SYNC\_ERROR line (wired-or of all D/Es in a crate). Each faulty D/E will identify itself by latching the error and displaying it on the front panel. The SYNC signal has a close phase match to the system clock, although it is not used as a timing signal. The SYNC signal is sampled in the D/Es on the trailing edge of the system clock, as shown in Figure 4a (note that the SYNC signal allows some phase skew without affecting D/Es synchronization). The Sequencers, which have control over the clock phase in each crate, have to adjust the SYNC signal phase every time they change the clock phase.



(a) Synchronism checking in the D/Es



(b) WRITE\_ENABLE Synchronization

Figure 4 - D/E and WRITE\_ENABLE timing diagrams

The WRITE\_ENABLE signal programmed through FASTBUS is intended to start the D/Es to acquire hit data. The WRITE\_ENABLE is sent to the Sequencers/DEs 128 clock cycles before the SYNC pulse. The D/Es retime this signal using the CLOCK and SYNC signals for synchronizing the start of event acquisition (see Figure 4b). The D/Es are expected to remain synchronized to the MTC generated SYNC signal and flag loss of sync errors.

In system start up, the WAIT signal to the trigger system is deasserted only after the D/Es' memories have been writing data for 256 clock cycles; this allows de D/Es to initialize their memories with new data and assures that the data stored in the D/Es' memories is valid when the trigger pulse arrives.

A flow chart of the system initialization is shown in Figure 5.




Figure 5 - System initialization

#### 2.2. Read Address

Each trigger pulse received by the MTC generates a read address — address where the hit data corresponding to the trigger is stored in de D/Es memories —, obtained by adding an offset to the reference D/E write counter of the MTC. This offset is software programmable and its value is determined by a calibration procedure. The offset accounts for the trigger decision time, which is expected to be close to 1 µs. The read addresses are sent asynchronously to the Sequencers (and D/Es) along with the address valid signal. If the D/Es are busy, The MTC stores the trigger addresses in a FIFO for later delivery. If a read address is close by some amount to the current write address in the D/Es, such that the memory could be overwritten, an error is issued. This amount is programmed through dip switches.

#### 2.3. 1st Level Trigger Communication

The MTC accepts pulses from the 1st level trigger system and transmits the address of the data corresponding to that trigger to the Sequencers/DEs. The MTC is capable of pipelining trigger requests if the D/Es are busy encoding the previous trigger (see section 2.4 below). The pipeline depth, programmable through FASTBUS, depends on the trigger delay, and on the expected average number of hits in the detector, which in turn causes different encoding times in the D/Es. A wise selection of the number of stages in the pipeline prevents the D/Es from wrapping around their memories and consequently overwriting data: the MTC tests for this type of error as said in the previous section. When the number of events waiting to be serviced nears the maximum programmed number of stages in the pipeline, the MTC sends a WAIT signal to the trigger system. The MTC, however, doesn't block out new trigger requests, even though it has sent the WAIT to the trigger system. This feature is important in the case of trigger requests that are in the process of being delivered when the WAIT signal is asserted. The trigger request FIFO can store up to 8 trigger requests.

The MTC will also assert the WAIT signal to trigger system when the Sequencers' FIFOS used to store the encoded data from the D/Es become more than half full with encoded data from the D/Es. The Sequencers notify the MTC of this condition by deassering the SEQ\_READY line.

#### 2.4. Trigger pipelining

When the D/Es are busy (not READY), the MTC has to store the incoming triggers in a FIFO, so that they don't get lost. Commercial FIFOs available today have limitations in speed and functionality. To meet the requirements of the SSD trigger pipelining, an ECL discrete FIFO is built in the MTC, with the following characteristics:

- 53 MHz input frequency
- depth (number of stages) programmable through FASTBUS
- generation of a WAIT signal if the current number of stages in the FIFO is equal or greater than the FASTBUS programmed depth
  - generation of status such as empty, almost full, and error

The number of stages in the FIFO was limited to 8, a number that satisfies experiment requirements and is easy to implement. Figure 6 shows the FIFO connections to other MTC blocks.

The FIFO is implemented as 8 registers, 2 pointers (write and read pointers) and a status generation logic.

The write pointer is always pointing to the next free location in the FIFO. Upon receiving of a trigger pulse, the FIFO writes the hit address to the current free location and increments the pointer to the next one. The write operation is synchronized internally to the falling edge of the clock (the hit addresses are generated after the rising edge of the clock).

The read pointer is always pointing to the register where the data in the pipe is to be read. In order to allow minimum time for the error and status circuitries, the reads are synchronized internally to the rising edge of the clock. After retrieving a trigger address from the FIFO, the read pointer is incremented. The FIFO depth is simply the write pointer minus the read pointer.




Fig.6 FIFO signals

The pipelining functional characteristics are:

- fifo empty:

do nothing; wait for trigger.

-fifo not empty:

if the D/Es are READY, retrieve a read address stored in the pipe; point to

the next read address in the pipe.

- fifo depth > programmed number of stages: send WAIT to the trigger system. This is a very important feature that makes the FIFO more flexible, allowing the trigger pipelining to be tuned to the detector hit rate.

- fifo depth > 6: if the fifo depth is 7 or greater, send WAIT to the trigger system. This

makes use of the aimost full status condition.

- fifo depth > 8: error.

A more detailed block diagram for the FIFO is depicted in Figure 7.




Fig. 7 - Fifo internal logic

#### 2.5. Calibration Mode

This mode is used for evaluating the correct offset (number of clock cycles) necessary to accomplish for trigger decision time and other intrinsic delays.

First, the CALIB\_MODE signal is asserted, causing the MTC to empty its FIFO by ignoring trigger requests. When a software generated START\_CALIB command is issued, the MTC then waits for the first external trigger pulse to arrive and generates 5 consecutive read addresses (using an estimated offset), which are delivered on demand to the D/Es. Other trigger pulses are ignored, unless a new START\_CALIB command is issued, causing the MTC to generate a new burst of trigger addresses synchronized to the arrive of the following trigger pulse input. In other words, each START\_CALIB pulse will generate one burst of 5 consecutive trigger addresses, the first trigger address being synchronized to a trigger input.

Performing this calibration procedure with different clock phases (adjusted in the Sequencers) and different offsets, the system is able to determine the correct offset by looking into the data collected in the D/Es. This offset then becomes a constant to the system and will be used by the MTC in evaluating the read addresses that are broadcasted to all Sequencers/D/Es in the system.

#### 2.6. Test (Debugging) Mode

The test mode feature is intended for checking the D/Es proper operation. It also tests the D/E-Sequencer communication, since all data from the D/Es pass through the Sequencers.

In TEST\_MODE, the D/Es acquire data in the usual fashion, the data now being a known pattern generated by the Post-Amp/Comparator board. The TEST\_MODE capability allows one to read the contents of the D/Es' memories and compare them to the pattern being written into the memories.

In this mode, the write counter in the MTC is shut down (SYNC pulses are still sent out), and the read address is controlled by the trigger offset setting alone. The actual read address that is broadcast is achieved by subtracting an offset from the current write counter contents (which is zero in this case). In this way, one has control over which addresses to read from the D/Es. A software program can scan over the entire D/E memory and check for correct data.

Trigger requests are disregarded in this mode, and triggers are generated by software (FB\_TRIGGER). The generation of software triggers has to adhere to the same conventions used by the external trigger, i. e., has to wait if the WAIT signal is asserted, caused by either the FIFO wait or by the Sequencer not being ready.

The procedures to execute the test are:

- . Assert FB\_WRITE\_EN. This will initiate the D/Es accepting hit data.
- . Assert the TEST\_MODE signal.
- . Load an offset that will give the desired read address.
- . Generate the FB\_TRIGGER pulse by software.

#### 3. ERRORS

The MTC informs the system of the occurrence of errors. The errors can be read through FASTBUS and include:

. DE\_SEQ\_ERROR - means that a D/E module has lost synchronization or that a Sequencer FIFO has overflown. To identify the exact cause of the error, one needs to read the Sequencers' error registers.

MEM\_OVWR\_ERROR - indicates that a trigger address cannot be broadcast due to data being overwritten in the D/E memories. This monitoring is accomplished in the MTC.

FIFO\_OVFL\_ERROR - indicates that the trigger pipelining FIFO in the MTC has overflown. This error may occur if the trigger system disregards the WAIT signal the MTC sends to it informing the pipe is almost full.

. TRIG\_PHASE\_ERROR - signals that the trigger input from the first level trigger system has drifted by an amount that causes it to fall outside a pre-established time window.

#### 4. INPUT/OUTPUT

#### 4.1. FASTBUS Interface

The MTC communicates to the external world through FASTBUS. Functions executed through FASTBUS include system resetting, system calibration, system debugging, clock phase adjustment, pipeline depth setting, read address offset programming and error reporting. Below are the functions provided in FASTBUS.

#### 4.1.1. Reset

The system reset is accomplished in bit 30 of CSR0. Reset is asserted in system power up or in response to a fatal error.

#### 4.1.2. Write\_enable

Command signal to start data acquisition. The MTC transmits this signal to all Sequencers/DEs. It is set by CSR0(02) and reset by CSR0(18).

#### 4.1.3. Calibration mode

The calibration mode is set by CSR0(06) and reset by CSR0(22). Associated with the calibration mode is the start\_calib pulse in CSR0(07).

#### 4.1.4. Test mode

Set by CSR0(08) and reset by CSR0(24).

#### 4.1.5. Clock Phase

The clock phase adjustment requires a 6 bit register for programming a delay line with .5 ns resolution (31.5 ns total delay time). The calay line used is the ELMEC PDH 6500. The MTC receives a quantity that reflects the clock phase deviation and compensates it by reprogramming the delay line. CSR13 is used for this purpose.

#### 4.1.6. Trigger pipeline depth

CSR11 is used to program the pipeline depth from 0 to 7.

#### 4.1.7. Read address offset

The read address is obtained by adding a programmable offset to the reference write counter in the MTC. The offset 8 bit number is stored in CSR12.

#### 4.1.8. Trigger Wait Status

The status of WAIT output on the front panel can be read from CSR11(4) which reads 1 whenever WAIT is asserted. This is intended for module diagnostic purposes.

#### 4.1.9. FIFO NOT EMPTY

The NOT EMPTY/EMPTY status of the FIFO can be read from CSR11(5) which reads 1 when the FIFO is NOT Empty and 0 when the FIFO is EMPTY. This bit is is intended for module diagnostic purposes.

#### 4.2. Front Panel Signals

#### Coaxial connectors:

- . CLOCK INP a NIM 53 MHz clock from the Zero Crossing Discriminator Module. The only concern here is to have a signal that has a fixed phase relationship to the RF. This signal may experience slow timing drifts over long periods of time.
- . CLOCK OUT a NIM 50% duty cycle clock output reference that has a constant phase to the beam. This signal is fanned out individually to each crate.
- . SYNC OUT NIM output pulse, synchronous to CLOCK, to test write counters synchronization at each zero count. This signal is delivered individually to each Sequencer.
  - . ERROR\_OUT NIM output intended for immediate signalization of an error condition.
  - . TRIGGER INP NIM trigger pulse input from the 1st level trigger system.
- . WAIT NIM output signal informing the 1st level trigger that the system is busy and cannot accept new trigger requests.

#### Ribbon cable connector:

- . RESET differential ECL output signal, asynchronous to CLOCK, for system resetting and initialization.
- . WRITE\_ENABLE output signal, differential ECL, asynchronous to CLOCK, for enabling the D/E modules to start data acquisition, i. e., accept hit data and increment write counters. This signal is bussed to all crates.
- . ENC\_READY wire OR'd ECL input signal from the Sequencers informing the D/Es status. This signal is used in determining when to deliver another read address to the Sequencers/DEs.
- . SEQ\_READY input from the Sequencers, wire OR'd ECL, it signals that the Sequencers have room in its FIFOS for encoded events. If the Sequencers are not READY, the MTC immediately sends a WAIT to the trigger system.
- . ERROR wire OR'd ECL input from the Sequencers informing that the FIFOS have been overfilled by the encoders or that a D/E has lost synchronization.
- . READ\_ADDRESS 8 bit differential ECL output, asynchronous to CLOCK, bussed to all crates.
- ADDRESS\_VALID differential ECL output, asynchronous to CLOCK, strobes read addresses in the Sequencers. This signal is bussed to all crates.

## 5. APPENDIX -Fastbus interface memory map

The FASTBUS interface for the MTC has the module ID 01A2. The signals and addresses are listed below.

	CSR0 Register	
bit	read	write
CSR0(00)	Error Flag	Set Error Flag
CSR0(16)	<b>ID</b>	Clear Error Flag
CSR0(02)	WRITE_ENABLE	WRITE_ENABLE Set
CSR0(18)	ĪD	WRITE_ENABLE Clear
CSR0(06)	Calibration Mode status	Calibration Mode set
CSR0(07)	ENC_READY	START_CALIB
CSR0(22)	<b></b>	Calibration mode clear
CSR0(08)	Test Mode status	Test Mode set
CSR0(09)	CLOCK MISSING*	not used
CSR0(24)	ĪD	Test Mode clear
CSR0(10)	DE_SEO_ERR*	not used
CSR0(11)	MEM_OVWR_ERR*	not used
CSR0(12)	FIFO_OVFL_ERR*	not used
CSR0(13)	TRIG_PHASE_ERR*	not used
CSR0(30)	<b>ID</b>	Reset
CSR0(16:31)	MODULE ID (01A2)	
CSR10(0:7)	FIFO_RA(U:7)	don't care
CSR10(0.7)	not used	FB_TRIGGER
CSR10(09)	not used	FB_ENC_READY
CSR11	Trigger Pipeline depth	
CSR11(0:2)	PRDPTH(0:2)	same
CSR11(4)	TRIG_WAIT	don't care
CSR11(5)	FIFO_NOT_EMPTY	dont't care
CSR12	Trigger Address offset	same
	TOFFSET(0:7)	
CSR13	Clock Phase adjustment	same
CONTA	CKPHASE(0:5)	



# MASTER TIMING CONTROLLER

# HARDWARE DESCRIPTION

M.Fachin, C. Rotolo, C. Needles, P. Spentzouris

October 19, 1990 Rev. January 23, 1991

# Table of Contents

1.	INTRODUCTION	1
2.	GENERAL DESCRIPTION	.2
3.	CLOCK GENERATION AND SYSTEM SYNCHRONIZATION	
4.	READ ADDRESS	.5
5.	TRIGGERS	6
	5.1. Trigger Phase	6
	5.3. Trigger WAIT	.7
	5.4. Trigger FIFO	.7
6.	MODES OF OPERATION	.8
	6.1. Run Mode	.8
	6.2. Test (Debugging) Mode	.8 1∩
7.	ERROR MONITORS	
8.	FRONT PANEL I/O AND DISPLAYS	
υ.	8.1. Front panel LEDs.	.11 11
	8.2. Coaxial connectors:	.13
	8.3. Ribbon cable connector:	
9.	FASTBUS INTERFACE	
	9.1. CSR0	.14
	9.3. CSR11 : PRDPTH.	.13 15
	9.4. CSR12 : TOFFSET	.16
	9.5. CSR13: CKPHASE	.16
	MODULE CALIBRATION	
	MODULE INTERNAL SETTINGS	
12.	POWER REQUIREMENTS	.16
13.	MTC PRELIMINARY TESTING	.17
	AUTOMATED TESTS	.17
	14.1. Test Software	.17
	MTC features that are tested  Description of tests	.18
A DD		.10
	PENDIX A - Circuit Diagrams	
	PENDIX B - PAL equations used in the Fastbus Interface	
APP	PENDIX C - Parts List	
APP	ENDIX D - MTC Test Module Diagram	
A PP	FNDIX F - Corrections to the Printed Circuit Pourd	

#### 1. INTRODUCTION

The Master Timing Controller (MTC) module is part of the Silicon Strip Detector System, intended for use in experiments E771 and E789. In addition to generating the system clock coherent to the beam, the MTC provides the mechanism to maintain system synchronization, and acts as an interface between the readout system and the 1st level trigger system, generating hit addresses in response to trigger requests. The MTC provides a pipeline for triggers and is responsible for system reset (initialization). Figure 1 shows the MTC connections to the Sequencer modules and to the trigger system.




Fig. 1 - MTC connections to the Sequencers and 1st level trigger system.

#### 2. GENERAL DESCRIPTION

The Master Timing Controller generates the system clock, controls system synchronization, and generates the hit addresses upon the receipt of Level 1 triggers from the experiments Trigger system. A block diagram of the MTC is shown in Figure (2). The MTC receives the 53 MHz Tevatron RF and establishes a near 50% duty cycle clock whose phase is adjustable relative to the incoming RF. This CLOCK along with a SYNC pulse (occurring every 256 clock cycles) are distributed to each Sequencer and eventually to all Delay/Encoders (D/Es). D/Es use this clock and sync to determine write addresses for incoming data. Being synchronized, the MTC knows the current D/E write address and generates a read or "hit" address when a trigger is received. The hit address generated is offset from the write address based upon a calibration of the Trigger decision time.




Fig. 2 - MTC internal block diagram

In the case of D/Es being busy, hit addresses are placed into a high speed FIFO queueing up to seven trigger requests which can occur as close together as successive RF buckets. The read or "hit" address output from the FIFO is broadcast to all D/E modules at a rate determined by the ENC\_READY signal summed from all D/E modules.

The ability to pipeline triggers makes the system truly deadtimeless at trigger rates up to the readout bandwidth. With knowledge of the read address and the D/E's current write address, the MTC detects fatal D/E memory overwrite errors (256 clock cycles, or 4.8 µs, is how much time it takes to overwrite the memory). However, to prevent such a condition, the system is throttled by sending a WAIT signal to the Trigger system — the MTC trigger pipeline depth can be set by Fastbus and will generate a trigger WAIT at this depth.

The MTC provides trigger synchronization monitoring and incorporates features for system calibration and debugging.

#### 3. CLOCK GENERATION AND SYSTEM SYNCHRONIZATION

Figure 3 shows the Clock and the Sync generation block diagram.

The MTC expects a continuous NIM 53 MHz RF from the accelerator, and generates a fixed duty cycle near 50% that is fanned out individually to each crate. In order to maintain constant phase relationship to the RF, it is suggested that the sinusoidal RF signal be processed by EG&G Model 140/N Zero Crossing Discriminator, producing NIM level pulses, prior to being fed to the MTC, which in turn reshapes the 53 MHz pulses with a 8 ns delay line to achieve the desired duty cycle. To account for slow drifts of the RF with respect to the actual beam, as well as equipment changes, the MTC provides a 6-bit programmable delay line with 0.5 ns resolution for clock phase adjustment. This delay line is programmed through FASTBUS.





Fig. 3 - Clock Generation and System Synchronization

The MTC is thus capable of delivering a fixed phase 53 MHz clock relative to the beam. This clock is the absolute timing signal for the system and can be used as a reference throughout the system. If individual modules of the Data Acquisition System need a different phase relationship, they have to adjust the phase locally.

The MTC generates a SYNC signal with fixed phase relative to the clock on every 256 clock cycles. The MTC keeps a copy of the D/Es write counters for use as a reference to evaluate the read address (hit address). The MTC thus knows when the write counters in every D/E are expected to be at address zero. At this precise time the MTC broadcasts a 18.8 ns SYNC pulse to all Sequencers in the system. The Sequencer will then bus this signal to all the D/Es in the crate, with each D/E checking its synchronization to the SYNC pulse. If a loss of sync is detected, the faulty D/E will inform the Sequencer in the crate by asserting the SYNC\_ERROR line (wired-or of all D/Es in a crate). Each faulty D/E will identify itself by latching the error and displaying it on the front panel. Although the SYNC signal has a close phase match to the system clock, it is not used as a timing signal. The SYNC signal is sampled in the D/Es on the trailing edge of the system clock, as shown in Figure 4a, and is allowed some phase skew without affecting D/Es synchronization. The Sequencers, which have control over the clock phase in each crate, have to adjust the SYNC signal phase if they change the clock phase.






Fig. 4 - D/E and WRITE\_ENABLE timing diagrams

(b) WRITE\_EN Synchronization

The SYNC signal has to be calibrated internally in the MTC to phase match the clock signal. A tapped delay line is provided for this purpose, with dip switch SW3 being used to select the tap which gives the right phase. This calibration is done only once and remains fixed thereafter.

The WRITE\_EN signal programmed through FASTBUS is intended to start the D/Es to acquire data, as well as allowing the MTC to accept trigger requests. The WRITE\_EN is sent to the Sequencers/D/E 128 clock cycles before the SYNC pulse, so that all D/Es can see it before the next SYNC pulse.

On system start up, the WAIT signal to the trigger system is deasserted only after WRITE\_EN is asserted, and 256 clock cycles after the D/Es have started taking data.

A flow chart of the system initialization is shown in Figure 5.




Fig. 5 - System initialization

#### 4. READ ADDRESS

Each trigger pulse received by the MTC generates a READ\_ADDRESS — address where the hit data corresponding to the trigger is stored in the D/Es memories —, obtained by subtracting an offset to the reference D/E write counter of the MTC. This offset is software programmable and its value is determined by a calibration procedure. The offset accounts for the trigger decision time, which is expected to be close to 1 µs (for example, for a trigger decision

time of 1  $\mu$ s, the offset would be 1000 ns/18.8 ns  $\approx$  53 clock cycles). The READ\_ADDRESSes are sent asynchronously to the Sequencers (and D/Es) along with the ADDRESS\_VALID signal. If the D/Es are busy, the MTC stores the trigger addresses in a FIFO for later delivery. An error is issued if the NEXT\_READ\_ADDR to be output from the FIFO is too close (dip switch programmable in SW2) to the current write address in the D/Es, such that a MEM\_OVWR error could occur. An opened switch on SW2 means a logic one, and the quantity programmed in SW2 should be equivalent to the time (number of clock cycles) needed for the READ\_ADDRESS to reach the D/Es and be processed before that memory location is overwritten with new data. The memory overwrite error monitor is inhibited when the FIFO is empty, a situation in which the hardware would flag a non-existing error.

#### 5. TRIGGERS

Triggers can be external or internal. External triggers come from the 1st level trigger system and signal an event (external triggers are inhibited in Test mode and under error conditions in other modes). Internal triggers are software generated triggers and are intended for test purposes only. There are no hardware restrictions as to when an internal trigger is allowed. Triggers produce READ\_ADDRESSes that are loaded into the trigger FIFO.

#### 5.1. Trigger Phase

The incoming trigger pulse must hold a certain phase relationship to the system clock for the MTC to work properly. Specifically, a trigger must not arrive close to the rising edge of the clock, which would cause the trigger synchronization logic to malfunction, by not honoring the setup time of the logic. If the trigger phase is not set right, the MTC will flag an error named TRIG\_PHASE\_ERR, which will halt the system by discarding new trigger requests and by not sending out READ\_ADDRESSes. The MTC produces the signals TRG WIN (trigger window) and TRG MON (trigger monitor) to help adjust the trigger timing. By observing these signals with a scope, one should externally delay the trigger pulse input such that the TRIGGER MONITOR signal lies inside the range presented by the TRIGGER WINDOW signal. It is recommended that the TRIGGER MONITOR signal be positioned in the center of this time window, to allow for eventual timing drifts.

An alternative way of setting the trigger timing is to monitor the TRIG\_PHASE\_ERR LED while making the delay adjustments. By noting the range for which no errors are flagged, one can set the trigger delay to be centered to the window.

The width of the window described above can be trimmed to allow a narrower or looser phase error check for the incoming triggers. A rotary switch (SW5) is provided for setting the window width.

In test mode, triggers are generated by software and have a random phase. The trigger phase errors are disregarded in this case, and do not halt the system.

#### 5.2. Trigger Interface

The MTC accepts pulses from the 1st level trigger system and broadcasts the addresses of the data corresponding to those triggers (READ\_ADDRESSes) to the Sequencers/D/E. The MTC is capable of pipelining trigger requests if the D/Es are busy encoding the previous trigger. The pipeline depth, programmable through FASTBUS, depends on the trigger delay, and on the expected average number of hits in the detector, which in turn causes different encoding times in the D/Es. A wise selection of the number of stages in the pipeline prevents the D/Es from wrapping around their memories and consequently overwriting data; the MTC tests for this type of error as said in the previous section. When the number of events waiting to be serviced exceeds the maximum programmed number of stages in the pipeline, the MTC sends a WAIT signal to the trigger system. The MTC, however, doesn't block out new trigger requests, even though it has sent the WAIT to the trigger system. This feature is important in the case of trigger

requests that are in the process of being delivered when the WAIT signal is asserted. The trigger request FIFO can store up to 7 trigger requests.

For test purposes, triggers can be generated by software (FB\_TRIGGER) and are OR'ed to external triggers.

#### 5.3. Trigger WAIT

The way the MTC throttles the trigger system is by sending a WAIT signal. This signal is asserted under four conditions: whenever the system is in stand-by, is running in Test mode, the FIFO depth exceeds the programmed FIFO depth, or the Sequencers are not ready (the Sequencers' FIFOs used to store the encoded data from the D/Es become more than half full with encoded data from the D/Es).

#### 5.4. Trigger FIFO

When the D/Es are busy encoding the previous trigger, the MTC stores the READ\_ADDRESSes corresponding to the incoming triggers in a FIFO. Commercial FIFOs available today have limitations in speed and functionality. To meet the requirements of the SSD trigger pipelining, a discrete ECL FIFO is built in the MTC, with the following characteristics:

- 53 MHz input frequency
- depth (number of stages) programmable through FASTBUS
- generation of a WAIT signal if the current number of stages in the FIFO is greater than the FASTBUS programmed depth
  - generation of status such as empty, full, and error
  - generation of the NEXT\_READ\_ADDRESS

The number of stages in the FIFO was limited to 7. Figure 6 shows the FIFO connections to other MTC blocks.




Fig. 6 - FIFO signals

The pipelining functional characteristics are:

- fifo empty:

do nothing; wait for trigger.

-.fifo not empty:

if the D/Es are READY, retrieve a read address stored in the pipe; point to

the next read address in the pipe.

-fifo depth > programmed number of stages: send WAIT to the trigger system. This is a very important feature that makes the FIFO more flexible, allowing the trigger pipelining to be tuned to the detector hit rate.

- fifo depth > 7: error.

A more detailed block diagram for the FIFO is depicted in Figure 7.

The FIFO is implemented as 8 registers, 2 pointers (write and read pointers) and a status generation logic.

The write pointer is always pointing to the next free location in the FIFO. Upon receiving a trigger pulse, the FIFO writes the hit address to the current free location and increments the pointer to the next one. The write operation is synchronized internally to the falling edge of the clock; the READ\_ADDRESSes are generated after the rising edge of the clock.

The read pointer is always pointing to the register where the data in the pipe is to be read. The contents of this register is available and is called NEXT\_READ\_ADDR, used in the MEM\_OVWR error monitor. In response to a FIFO\_READ, this data is latched and becomes the READ\_ADDRESS, which is sent out to the Sequencers/D/Es. The read pointer is then incremented, pointing to the NEXT\_READ\_ADDR. In order to allow minimum time for the error and status circuits, the FIFO\_READ is synchronized internally to the rising edge of the clock. This provides one half clock cycle for the error checking circuit, since the writes occur on the falling edge of the clock. The difference between the write pointer and the read pointer is the FIFO depth.

#### 6. MODES OF OPERATION

The MTC has 3 modes of operation: Run (Acquisition) mode, Test mode, and Calibration mode.

#### 6.1. Run Mode

The Run mode is the normal mode for data acquisition. The MTC basically broadcasts READ\_ADDRESSes in response to trigger requests, and is capable of pipelining triggers (read addresses) when the system is busy. The MTC checks for system integrity, halting the system on the occurrence of an error. A FB\_WRITE\_EN causes the MTC to enter Run mode.


## 6.2. Test (Debugging) Mode

The Test mode feature serves many purposes, the most important one being the system test. In TEST\_MODE, the D/Es acquire data in the usual fashion, the data now being a known pattern generated by the Post-Amp/Comparator board. The TEST\_MODE capability allows one to read the contents of the D/Es' memories and compare them to the known pattern being written into the memories.

In this mode, the write counter in the MTC is shut down (SYNC pulses are generated by an alternate counter used solely for this purpose), and the read address is controlled by the trigger offset (TOFFSET) setting alone. The actual read address that is broadcast is achieved by subtracting an offset from the current write counter contents (which is zero in this case).

### "Test" READ\_ADDRESS = 256 - TOFFSET

In this way, one has control over which addresses to read from the D/Es. A software program can scan over the entire D/E memory and check for correct data.



External trigger requests are disregarded in this mode, and triggers are generated by software (FB\_TRIGGER). The software generated triggers are not phased to the clock, and their role is to load test READ\_ADDRESS into the trigger FIFO. A WAIT condition can be read back through Fastbus, caused by either a FIFO\_WAIT or by the Sequencers not being ready, and has to be observed by the software routine that generates triggers.

The procedures to execute the test are:

- . Assert the TEST\_MODE signal.
- . Assert FB\_WRITE\_EN. This will initiate the D/Es accepting hit data.
- . Load an offset that will give the desired READ\_ADDRES:

READ\_ADDRESS = 256 - TOFFSET

- . Generate the FB\_TRIGGER pulse by software.
- . Change offset and wait for ENC\_READY to issue another FB\_TRIGGER

The Test mode can be also used to test the MTC alone. A great amount of the MTC's hardware can be checked under Test mode. The generation of a FB\_ENC\_READY closes the loop on the board, by allowing triggers stored in the FIFO to be read back through Fastbus. This checks the circuitry that evaluates the read address, the FIFO itself, and the Fastbus interface. The routine can be extended to further check the FIFO depth (generates Fastbus readable WAIT signals if the number of stages in the FIFO exceeds the programmed depth), the memory overwrite error monitor, and the hardware used in the calibration feature of the MTC.

#### 6.3. Calibration Mode

This mode is used for evaluating the correct TOFFSET (number of clock cycles) necessary to accomplish for trigger decision time and other intrinsic delays. When set to Calibration mode, the MTC waits for the first external trigger pulse to arrive and generates N (switch setable) consecutive read addresses, using an estimated offset. The number of triggers produced is equal do the switch setting plus 1.

Fig. 8 shows a diagram of this switch, which is set to the number 4 in the figure (5 trigger pulses produced)

These READ\_ADDRESSes are stored in the MTC's trigger FIFO, and are delivered on demand to the D/Es. Additional trigger pulses cause the MTC to generate a new burst of N trigger addresses synchronized to the arrival of the trigger pulse input. In other words, each trigger pulse will generate one burst of N consecutive trigger addresses. However, if a new trigger arrives before the N calibration triggers corresponding to the previous trigger have been stored in FIFO, the FIFO\_OVFL\_ERR is generated.

The procedure to perform the calibration cycle is:



Fig. 8 - Diagram for the number of calibration triggers switch

- . RESET the module to clear the error latches and reset the FIFO.
- . Set trigger pipeline depth (FIFO\_DEPTH) to 1, so that the FIFO\_WAIT will inhibit external triggers if the first burst of N read addresses is not serviced yet.
  - . Assert CALIB MODE

#### . Set WRITE\_EN

If any error occurs, external triggers are blocked out and ADDRESS\_VALIDs are not produced.

Performing this calibration procedure with different clock phases (adjusted in the Sequencers) and different offsets, the system is able to determine the correct offset by looking into the data collected in the D/Es. This offset then becomes a constant to the system and will be used by the MTC to determine the READ\_ADDRESSes that are broadcasted to all Sequencers/D/Es in the system.

The Calibration mode internal hardware of the MTC can be checked by operating the MTC with both the Calibration mode and Test mode asserted. This allows one to have control of the READ\_ADDRESS to be stored in the trigger FIFO (see Test mode) when a a calibration cycle is initiated by a software generated trigger. The expected contents of the FIFO are N (switch setable) consecutive numbers, the first one being equal to the loaded TOFFSET subtracted from 256.

#### 7. ERROR MONITORS

The MTC monitors errors in the system. Any error is fatal, and the mechanism by which the MTC informs the control system of an error in the DAS or itself is to halt the system, i.e., external triggers are disregarded and ADDRESS\_VALIDs are not sent out, except when the MTC is in Test mode. In addition, the MTC provides a NIM output indicating the presence of an error, and front panel LEDs for visualization of the errors. All errors are latched, and can be cleared by software or by pressing the front panel switch CLEAR ERRORS (provided the error conditions has been corrected).

The errors can be read through FASTBUS and include:

- DE\_SEQ\_ERROR: means that a D/E module has lost synchronization or that a Sequencer FIFO has overflowed. To identify the exact cause of the error, one needs to read the Sequencers' error registers.
- MEM\_OVWR\_ERROR: indicates that a trigger address cannot be broadcast due to data being overwritten in the D/E memories. The MTC compares the D/E' write address against the NEXT\_READ\_ADDR; if they are too close to one another, as programmed in dip switch SW2 (memory overwrite margin), the MEM\_OVWR\_ERR is flagged.
- FIFO\_OVFL\_ERR: indicates that the trigger pipelining FIFO in the MTC has overflowed. This error may occur if the trigger system disregards the WAIT signal the MTC sends to it informing the pipe is almost full. Normally, the WAIT signal is sent out before the FIFO becomes full, whenever the programmed depth is exceeded.
- TRIG\_PHASE\_ERR: signals that the trigger input from the first level trigger system has drifted by an amount that causes it to fall outside a pre-established time window.

CLOCK\_MISSING: detects that at least one clock cycle was not received from the accelerator.

ERROR\_SUM: it's the OR logic of all errors.

#### 8. FRONT PANEL I/O AND DISPLAYS

Figure 8 shows a section of the MTC's front panel.

#### 8.1. Front panel LEDs

MOD SEL: it is a yellow LED that flashes when module address is selected by Fastbus.

FIFO DEPTH: Is composed of 8 green LEDs numbered 0-7. They monitor the difference between the read and write pointers of the FIFO. If at 0, the read and write pointers are

pointing to the same register in the FIFO, which means the FIFO is *empty*. The maximum depth is 7, and an additional write to the FIFO will cause it to overflow, flagging an error.

#### - Errors -

- MEM OVWR: indicates a MEM\_OVWR\_ERR in the D/Es.
- FIFO OVF: indicates that the FIFO has overflowed.
- TRG PHZ: monitors the external trigger phase to be within a pre-established time window.
- DE/SEQ: signals that at least one D/Es is out of sync or that some Sequencer FIFO has overflowed.
- CLK MIS: indicates the 53 MHz system clock is missing or was not present for at least one clock cycle.
  - Status -
- WRITE EN: status LED indicating the MTC is ready to accept triggers. The WRITE\_EN is required also when the MTC is being operated in Test or Calibration modes.
- CALIB: informs the MTC is in Calibration mode..
- TEST: Test mode indication.
- TRG IN: alongside TRG IN connector, shows when the MTC is receiving external triggers.
- TRG WAIT: alongside the WAIT output, shows WAIT signals being sent to the trigger system. A persistent WAIT condition will leave the LED constantly lighted.
  - At the front panel bottom See Fig 10.
- +5: monitors the 5 volts power in the MTC board.
- -5.2: monitors the -5.2 volts power for the ECL logic.
- -2: monitors the -2 volts power supply for the ECL terminations.

MIC			
MOD SEL			
FIFO DEPTI			
6 🔾	FIFO OVF		
5 O	TRG PHZ		
4 O	DE/SEQ O		
з О	CLK MIS ()		
2 O 1 O 0 O	CLEAR ERRORS		
	WRITE EN		
	CALIB O		
TEST ()			
W	RIGGER /INDOW DJUST		

Fig 8 - MTC's front panel partial view

#### 8.2. Coaxial connectors:

Fig 9 depicts the MTC's front panel coaxial connectors.

- CLOCK IN: a NIM 53 MHz clock input which is derived from the accelerator RF via the CATV system. The only concern here is to have a signal that has a fixed phase relationship to the RF. This signal may experience slow timing drifts over long periods of time, which can be compensated by reprogramming (Fast-bus operation) the delay line internal to the MTC.
- CLOCK OUT: a NIM 50% duty cycle clock output reference that has a constant phase to the beam. This signal is fanned out individually to each of the 12 crates. The 13th output is for monitoring.
- SYNC OUT: NIM output pulse, synchronous to CLOCK, to test write counters sync at each zero count. This signal is delivered individually to each Sequencer. The 13th output is for monitoring.
- ERROR: NIM output intended for immediate signalization of an error condition.
- TRG IN: NIM trigger pulse input from the 1st level trigger system.
- TRG MON: output used in conjunction with the TRG WIN signal to adjust the phase of the trigger signal.TRG WIN: presents the time window for phasing the trigger.
- TRG WAIT: NIM output signal informing the 1st level trigger that the system is busy and cannot accept new trigger requests

TRGMON TRG WIN ERFOR SYNC	TRG IN  CUK IN  TRG WAIT  COCK
10	10
2 💿	20
3 💿	3 💿
4 🔘	40
5 💿	5 💿
6 💿	60
7 💿	70
8 💿	80
9 💿	90
10 💿	10 💿
11 💿	110
12 🗿	12 🗿
13 💿	13 💿

Fig 9 - Front panel Coaxial Connectors

#### 8.3. Ribbon cable connector:

All signal in the ribbon cable connector are bussed to all crates. It is shown in Fig. 10.

- RESET: initiated from Fastbus, it accomplishes system resetting and initialization. It is a differential ECL output signal, asynchronous to CLOCK.
- WRITE\_EN: output signal, differential ECL, asynchronous to CLOCK, for enabling the D/E modules to start data acquisition, i. e., accept hit data and increment write counters.
- ENC\_READY: single-ended wire OR'd ECL input signal from the Sequencers informing the D/Es status. This signal is used in determining when to deliver another

READ\_ADDRESS to the Sequencers/ D/Es. It is the OR logic of the encoders not being ready.

SEQ\_READY: input from the Sequencers, single-ended wire OR'd ECL, it signals that the Sequencers have room in its FIFOs for encoded events. If the Sequencers are not READY, the MTC immediately sends a WAIT to the trigger system. SEQ\_READY performs the OR logic of the Sequencers not being ready.

DE\_SEQ\_ERR: single-ended wire OR'd ECL input from the Sequencers informing that the event FIFOs in the Sequencers have been overfilled by the encoders or that a D/E has lost synchronization.

READ\_ADDRESS: 8 bit differential ECL output, asynchronous to CLOCK.

ADDRESS\_VALID: it is a 80 ns wide differential ECL output pulse, asynchronous to CLOCK, occurring 80 ns after the READ\_ADDRESS is asserted. It signals the Sequencers that a new READ\_ADDRESS is available.




Fig 10 - Ribbon Cable connector

#### 9. FASTBUS INTERFACE

The MTC communicates to the external world through FASTBUS. Functions executed through FASTBUS include system resetting, system calibration, system debugging, clock phase adjustment, pipeline depth setting, read address offset programming and error reporting.

The MTC is a slave device that responds to geographical address in the CSR space. The module ID is 01A2. The signals and addresses are listed below.

#### 9.1. CSR0

CSR0 is used to control the MTC. Its signals are listed below:

bit	write	read
CSR0(00)	Set Error Flag	Error Flag
CSR0(16)	Clear Error Flag	D
CSR0(02)	WRITE_EN Set	WRITE_EN
CSR0(18)	WRITE_EN Clear	ID
CSR0(06)	Calibration Mode set	Calibration Mode status
CSR0(07)	START_CALIB	ENC_READY

CSR0(22)	Calibration mode clear	ID
CSR0(08) CSR0(09) CSR0(24)	Test Mode set not used Test Mode clear	Test Mode status CLOCK_MISSING ID
CSR0(10) CSR0(11) CSR0(12) CSR0(13)	not used not used not used not used	DE_SEQ_ERR MEM_OVWR_ERR FIFO_OVFL_ERR TRIG_PHASE_ERR
CSR0(30)	Reset	ID
CSR0(16:31)		MODULE ID (01A2)

RESET is not latched internally, and the RESET pulse is the result of writing a one to bit 30 of CSR0. A hardware reset is performed on system power up, and a software reset is issued in system initialization or after a fatal error had halted the system. RESET causes the MTC to go to the following state:

- . WRITE\_EN is reset
- . Calibration mode is reset.
- . Test mode is reset.
- . All errors are cleared.
- . TOFFSET, CKPHASE, and PRDPTH (programmable FIFO depth) are left unchanged.

The FB\_WRITE\_EN command signal to start data acquisition is set by CSR0(02) and reset by CSR0(18).

The Calibration mode is set by CSR0(06) and reset by CSR0(22).

The Test mode is set by CSR0(08) and reset by CSR0(24).

#### 9.2. CSR10: READ ADDRESS

CSR10 is used in Test mode to read back the READ\_ADDRESSes and to generate FB\_TRIGGERs and FB\_ENC\_READYs.

bit	write	read
CSR10(0:7)	don't care	FIFO_RA(0:7)
CSR10(08)	FB_TRIGGER	not used
CSR10(09)	FB ENC READY	not used

FB\_TRIGGERs and FB\_ENC\_READYs are not latched internally. Pulses on these lines are produced by writing a one to bit 8 and 9 of CSR10, respectively.

#### 9.3. CSR11 : PRDPTH

CSR11 programs the trigger pipeline depth (PRDPTH). Legitimate values are 1 to 7. CSR11 is also used to monitor status used in Test mode.

bit	write	read
CSR11(0:2)	PRDPTH(0:2)	same
CSR11(4)	don't care	TRIG_WAIT
CSR11(5)	don't care	FIFO NOT EMPTY

The status of WAIT output on the front panel can be read through CSR11(4) which reads 1 whenever WAIT is asserted. This is intended for module diagnostic purposes.

The NOT EMPTY/EMPTY status of the FIFO can be read in CSR11(5) which reads 1 when the FIFO is NOT empty (the FIFO has READ\_ADDRESSes stored in it) and 0 when the FIFO is EMPTY. This bit is intended for module diagnostic purposes.

#### 9.4. CSR12: TOFFSET

CSR12 holds the 8-bit trigger address offset (TOFFSET).

bit CSR12 write TOFFSET(0:7) read same

#### 9.5. CSR13: CKPHASE

CSR13 is used to adjust the the internal clock delay. Six bits are used to program the ELMEC PDH 6500 delay line with a .5 ns resolution.

bit CSR13 write CKPHASE(0:5) read same

#### 9.6. Fastbus Error Responses

SS=7 Bad NTA R/W

SS=6 R/W to invalid address

SS=2 End of Block (Although not normally used, the MTC is capable of Block Transfers)

#### 10. MODULE CALIBRATION

As said in section 3, the MTC requires the phase of the SYNC signal to phase match the clock phase. This is accomplished in SW3 (only one switch should be closed at a time) and needs to be performed only once.

#### 11. MODULE INTERNAL SETTINGS

In addition to SW3 (SYNC phase) adjustment which is fixed for a particular module, two other dip switch adjustments are required. They are dependant on the experiment, which means that they have to be tuned to a particular system. These dip switches are SW6 for adjusting the number of triggers for Calibration mode, and SW2, used for the memory overwrite margin adjustment.

SW6 is shown in Fig. 8 and explained in section 6.3 above.

SW2 setting depends on the number of clock cycles required for a READ\_ADDRESS to be recognized by the D/Es, after a ADDRESS\_VALID signal was issued. This number compensates for all delays due to cables, Sequencer processing and D/E acknowledging. In other words, this number should be set to some safe number (margin) that would guarantee that the D/Es' memories will retrieve the stored data before being overwritten by new data. The MTC monitors this situation by knowing the current D/Es' write address and the NEXT\_READ\_ADDRESS that is to be sent out.

Another switch, SW5, is provided for adjusting a time window for incoming triggers. SW5 is a rotary switch and is located in the front panel. Positions 1 to 5 are used. SW5 setting depends on how tight the external trigger phase is to be monitored.

#### 12. POWER REQUIREMENTS

+5 Volts 1A Typ. Fuse F2: 5A -5.2 Volts 6A Tyo. Fuse F3: 10A -2 Volts 1.5A Typ. Fuse F1: 5A

#### 13. MTC PRELIMINARY TESTING

After assembling the MTC module, there are several tests that are required before automated software tests can be performed.

A Test Module (Appendix D) was built to provide the clock and trigger inputs to the MTC, so that the board can be tested. By providing a 53 MHz clock input. to the MTC, the signals CLOCK OUT, SYNC, and TRG WIN should be present at the front panel coaxial connectors. It is important to check that all the 13 CLOCK and SYNC outputs deliver a nice NIM output. The CLOCK outputs should have approximately 50% duty cycle; the TRG\_WIN width can be adjusted by a front panel rotary switch. This is the right moment to calibrate the SYNC phase delay, as explained in section 10.

#### 14. AUTOMATED TESTS

The hardware requirements for testing the MTC are a standard Fastbus crate, with a Fastbus Smart Crate Controller, and the MTC Test Module, which provides the 53 MHz clock and the external trigger input to the MTC. Fig. 11 shows the connections between the MTC and the Test Module. The circuit diagram of the MTC Test Module is found in Appendix E.

The trigger phase, as observed in the trigger monitor output, has to be adjusted to reside within the time window presented by the TRIG\_WINDOW signal (the leading edge of the window is dependent on the leading edge of the clock, and the width is set by the SW5 front panel rotary switch). See section 5.1 for a more detailed description. If the trigger phase is not correct, an error is produced and some tests will not run, since the MTC was designed to stop at an error condition.

The normal situation is when the external trigger produced by the 1st level trigger system is delayed externally in order to have the right phase. For the tests, however, the absolute phase is not important and the phase adjustment can be done by adjusting the clock phase, which changes the clock delay and, consequently, the window delay with respect to the trigger input. The trigger could also be delayed externally, using a delay line module or cable.




Fig. 11 - The MTC Test Module

The front panel TRIG PHZ LED goes on if the trigger phase is not correct. By providing the MTC with an external clock and an appropriate trigger input, the front panel error LEDs should go off by pressing the CLEAR ERRORS front panel push-button switch.

A program, called MTC Test Software, was developed to test the MTC. This program tests all MTC features, being able to perform system tests as well.

#### 14.1. Test Software

The MTC Test Software is resident in the FSCC (Fastbus Smart Crate Controller), burned in EPROM. Below is presented a brief summary of what is expected from the hardware and software to accomplish the tests on the MTC.

Test Mode: External trigger requests are disregarded, triggers are generated by software (FB triggers).

Write counter is set to zero (256) and the READ\_ADDRESS is controlled by the trigger offset (READ\_ADDRESS = 256 - TOFFSET)

WAIT is always set in this mode.

FB\_ENC\_READY reads back the READ\_ADDRESSes.

ADDRESS\_VALID continues to be generated in the presence of errors.

Calibration Mode: Each external trigger pulse generates N (switch setable) consecutive READ\_ADDRESSes. They are stored in the Trigger FIFO and send to the Sequencers/D/Es on demand (upon receiving of a ENC\_READY signal).

ADDRESS\_VALID will not be generated in the presence of an error.

Calibration Mode may also be used in combination with Test Mode. This is useful primarily in checking if the MTC is generating the correct READ\_ADDRESSes. The first READ\_ADDRESS, in this way, can be determine by software.

Run Mode: Each external trigger generates a READ\_ADDRESS; if the D/Es are not ready, the READ\_ADDRESS is stored in the trigger FIFO.

The FIFO depth (number of stages in the FIFO) is programmable and WAIT is asserted if the number of FIFO stages is greater than the programmed depth. If the number of triggers exceed the maximum FIFO capacity (equal to 7), then the FIFO OVFL error will be generated.

If the read address (obtained by subtracting the offset — determined by the calibration procedure — to the reference D/E write counter of the MTC) is close by a switch setable amount to the current write address in the D/Es, a MEM\_OVWR error will be issued.

Any of the above errors, or TRIGGER PHASE and D/E errors, will stop external triggers.

ADDRESS\_VALID is inhibited until all errors are cleared.

#### MTC features that are tested

- 1) Fastbus interface
- 2) Fifo read address
- 3) Fifo overflow
- 4) Clock phase adjustment
- 5) Memory overwrite
- 6) Wait
- 7) Calibration

#### Description of tests

Pseudo code for each of the tests are:

Fastbus interface:

Write and read to (from) CSR10 - CSR13;

set and reset flags (bits) and read status of CSR0.

Fifo read address:

Error flag reset Test mode Write enable

Reset

Trigger address offset to 256 - N

FB trigger FB encoder ready Read CSR10 Compare Reset

The above test checks the arithmetic unit that evaluates the READ\_ADDRESS, the trigger FIFO where this address is stored, and the control pulses FB TRIGGER and FB\_ENC\_READY.

Fifo overflow:

Error flag reset Test mode Write enable

Set trigger pipeline depth to 7

While not overflow

Set trigger address offset

FB trigger End While

Check number of triggers generated

Loop on trigger number

Read back with Encoder Ready and

check address End Loop Reset

The current FIFO depth can be found at any time by writing to the programmable depth register and observing the WAIT signal. The WAIT signal is asserted whenever the FIFO depth exceeds the programmed depth.

Clock phase adjustment: Change the clock phase over a range of values, checking for

trigger phase error. The change in the clock phase causes the trigger window to move, throwing the trigger input outside the window, producing the error. For automatic tests make

sure that trigger remains in phase (inside window).

Memory Overwrite: Reset

> Error flag Reset Test mode Write Enable

Loop on the 255 possible read addresses

Error flag Reset

Set trigger address offset

Assert FB trigger

Check Memory Overflow

If not when address agrees with the Dip Switch, report it

Assert FB trigger

Read and compare address

End Loop Reset

In the Memory Overwrite test, the memory overwrite margin switch SW2 has to be hardcoded to the value 8, or one can change the default during the initialization time to agree with the switch setting.

Wait: Reset

Error flag reset
Loop over fifo depth
Set fifo depth
Set write enable

Loop until wait or error or timeout

When wait or error, external triggers are inhibited

Set test mode

Assert Fb encoder ready until fifo is empty Compare with depth or if error report

End Loop Reset

Calibrate:

Reset

Error flag reset

Set trigger pipeline to 1 so wait will inhibit all but the first external trigger

Set calibration
Set Write enable
Loop until Wait
Set Test mode

Loop

Assert Fb encoder ready

Fill array

Break if fifo empty

End Loop

Compare and check array, report errors

; the FIFO contents should ; read consecutive numbers

; representing the read addresses

Reset

#### Notes:

Test mode is required for reading back READ\_ADDRESSes in order to prevent the blocking of ADDRESS\_VALIDs due to MEM\_OVWR error. For every FB write to a register, the corresponding read is performed in order to check the FB interface.


During the initialization, the default values that correspond to dip switches can be changed (main menu), or the hardcoded values can be tested to set the defaults.


The default values (i.e trigger offset, pipeline depth,...) can be modified for each test if the program is being runned in the interactive mode.


]	Refer to document	for a complete	description of	of the MTC	Test
Softwar	re.	-	• .		


# APPENDIX A


**CIRCUIT DIAGRAMS** 

















į







## APPENDIX B

PAL EQUATIONS USED IN THE FASTBUS INTERFACE

## MODULE MTC\_NTA

TITLE

FASTBUS NTA decode PAL for SSD Master Timing Controller Module

Ken Treptow -- FERMILAB

Sep 25, 1989 -- Revised Sep 25, 1989 '

MTCNTA DEVICE

'P20V8C'; " normally P20L8

"Inputs:

CSR,!CON,!FB\_WR,!FB\_RD,INC

PIN 1,2,3,4,5 ;

nc6,nc7,nc8,nc9,nc10

PIN 6,7,8,9,10;

NTAO,NTA1,NTA4,NTA5

PIN 11,13,14,23;

"Outputs:

!EOB,NTV,!CSR0,!CSR10 !CSR11,!CSR12,!CSR13,nc15 PIN 22,21,20,19;

PIN 18,17,16,15;

"Constant declarations:

X = .X.;

ADDR = [NTA5,NTA4,X,X,NTA1,NTA0];

**Equations** 

NTV = CON & CSR & !((ADDR == 0)

" Not CSR0

 $\# ((ADDR >= ^h10) & (ADDR <= ^h13)));$ 

# ((ADDR >= 1110) & (ADDR <= 1113))

" Not CSR10-13

CSR0 = CON & CSR & (ADDR == 0);

 $CSR10 = CON \& CSR \& (ADDR == ^h10)$ ;

 $CSR11 = CON & CSR & (ADDR = ^h11)$ ;

 $CSR12 = CON \& CSR \& (ADDR == ^h12)$ ;

 $CSR13 = CON \& CSR \& (ADDR = ^h13)$ ;

EOB = CON & CSR & INC & NTV;

END MTC\_NTA

## MODULE MTC\_PAL1

TITLE FASTBUS Slave PAL1 for SSD Master Timing Controller Module This is a modified FASTBUS Slave PAL1 from E706s ICBM Module Ken Treptow -- FERMILAB

Aug 25, 1989 -- Revised Aug 25, 1989 '

"Note this is a modification of FASTBUS Slave PALS done by L. PREGERNIG " when he was at the UNIVERSITY OF ILLINOIS HIGH ENERGY PHYSICS GROUP

"DATE

**1986 OCTOBER 20** 

"CHIP

FB009\_SCL2 PAL20L8

MTCPAL1

**DEVICE** 

P20V8C": "normally P20L8

"Inputs:

IAS,IDS,DIDS2,IMS2,IMS1,IMS0

PIN 1,2,3,4,5,6;

!BCADD,DIDS1,IRD,!GA

PIN 7,8,9,10:

IEG,IWT,!INH,IAK

PIN 11,13,14,23;

"Outputs:

!DIAS,!CON,!NTARD,NTACLK

PIN 22,21,20,19:

!INTACLK,INC\_LD,!OAK,nc

PIN 18,17,16,15:

equations

DIAS = IAS; "Delayed Input AS

"CONnected (attached)

CON = IAS & !IAK & !IRD & !IMS2 & !IMS1 & IMS0 & GA & IEG

# IAS & !IAK & !IRD & !IMS2 & IMS1 & BCADD

"Geographical Add CS "Broadcast Address

# IAS & CON:

"latch while AS is up

"NTA ReaD

NTARD = CON & IRD & !IMS2 & IMS1 & !IMS0 & IDS & !DIDS2 "set on DS up

# NTARD & CON & IRD & !IMS2 & IMS1 & !IMS0 & IDS & DIDS2 :

"latch until new MS or Write and DS.DK up

"NTA CLocK

NTACLK = INTACLK

# INC\_LD & !IAS

" Inc NTA when terminating Blk xfer with AS dn

# NTACLK & IDS & !DIDS2

"Latch while DS up

# NTACLK & !IDS & DIDS2;

"Latch while DS down

"Internal NTA CLocK

#### (cont. MTC\_PAL1)...

INTACLK = CON & !INC\_LD & !IRD & !IMS2 & IMS1 & !IMS0 & DIDS1 & !DIDS2 & !NTACLK "NTA write cycle

- # CON & INC\_LD & !INH & !IMS2 & IMS0 & IDS & !DIDS2 & !NTACLK "Block transfer DS up
- # CON & INC\_LD & !INH & !IMS2 & IMS0 & !IDS & DIDS2 & !NTACLK "Block transfer DS dn
- # CON & INC\_LD & !INH & IRD & !IMS2 & IMS1 & !IMS0 & IDS & !DIDS2 & !NTACLK "NTA read cycle
- # CON & INC LD & !INH & !IMS2 & !IMS1 & !IMS0 & IDS & !DIDS2 & !NTACLK: "Single R/W cycle

#### "INCrement or LoaD the NTA

INC\_LD = !(!(CON & !INH & IMSO & IDS & DIDS2) & !INC\_LD

"Set if blk

- #!IRD &!IMS2 & IMS1 &!IMS0 & IDS &!DIDS2 # !IMS2 & !IMS0 & NTACLK
  - "Reset on NTA write "Reset on NTA or Single & after NTACLK

#!CON);

#### "Reset when disconnected

### "Output AK

OAK = CON & !IAK & !IWT & !BCADD

- #OAK & CON
- #OAK & IWT
- #OAK & DIDS2:

- "Send AK if not broadcast address
- "Latch until CON goes away.
- "Hold if WaiT is asserted
- "Stretch until DK is off

END MTC\_PAL1

## **MODULE MTC PAL2**

TITLE FASTBUS Slave PAL2 for SSD Sequencer Module

This is a modified FASTBUS Slave PAL2 from E706s ICBM Module

Ken Treptow - FERMILAB

Aug 28, 1989 -- Revised Aug 28, 1989 '

"Note this is a modification of FASTBUS Slave PALS done by L. PREGERNIG

" when he was at the UNIVERSITY OF ILLINOIS HIGH ENERGY PHYSICS GROUP

"DATE

1986 OCTOBER 20

"CHIP

FB010\_SCL2 PAL20L8

MTCPAL2

DEVICE

'P20V8C'; " normally P20L8

"Inputs:

IAK,!CON,IDS,DIDS2,IMS2,IMS1,IMS0

PIN 1.2.3.4.5.6.7:

!OAK,IRD,!BSY,!EOB,IWT,DIDS1,NTV

PIN 8,9,10,11,13,14,23:

"Outputs:

!FB\_WR.CSR.!OSS0.!OSS1.!OSS2

!ODK,!FB\_RD,!OINH

PIN 22,21,20,19,18;

PIN 17,16,15;

"Constant declarations

"INHibit data transfers

INH = CON & EOB & !IMS2 & IMS0

# CON & BSY

# CON & NTV # IMS2 :

"If End Of Block is reached (block or pipeline)

"when BuSY

"when NoT Valid address is in the NTA

"when bad MS code

#### **Equations**

"FastBus WRite strobe

FB\_WR = CON & !INH & !IRD & !IMS2 & !IMS1 & !IMS0 & DIDS1 & !DIDS2

"MS=0 random data write, DS up only

# CON & !INH & !IRD & !IMS2 & IMS0 & DIDS1 & !DIDS2

"MS=1 block transfer write. DS up

"MS=3 pipeline transfer write, DS up

# CON & !INH & !IRD & !IMS2 & IMS0 & !DIDS1 & DIDS2 ;

"MS=1 block transfer write, DS down

"MS=3 pipeline transfer write, DS down

### "Addressed in CSR

CSR = CON & IMSO & !IAK

# CSR & CON:

"set if CSR at primary address time

"latch until end of CONnected (attached)

"Output Slave Status bit 0

#### (cont MTC PAL2)

OSS0 = CON & BSY & !IMS2 & !IMS1 & !IMS0 & DIDS1 & !DIDS2 "BuSY & single xfer # CON & BSY & !IMS2 & IMS0 & DIDS1 & !DIDS2 "BuSY and MS=1 or 3 on DS up

# CON & BSY & !IMS2 & IMS0 & !DIDS1 & DIDS2 "BuSY and MS=1 or 3 on DS dn

# CON & NTV & !IMS2 & IMS1 & !IMS0 & DIDS1 & !DIDS2 "NTV & 2nd Address

# OSSO & IDS & DIDS2 & CON "Latch while DS=DK=1

# OSSO & !IMS2 & IMS0 & !IDS & !DIDS2 & CON : "Latch if DS=DK=0 & MS=1or3

### "Output Slave Status bit 1

OSS1 = CON & IMS2 "any MS=4-7 on DS up or down # CON & !IMS2 & NTV & !BSY & DIDS1 & !DIDS2

"any Not Valid address if not BuSY on DS up

# CON & !IMS2 & IMS0 & NTV & !EOB & !BSY & !DIDS1 & DIDS2

"any Not Valid address, not BuSY, not End Of Block, & MS=10r3 on DS down

# CON & !IMS2 & IMS0 & EOB & !BSY & DIDS1 & !DIDS2

"End Of Block if not BuSY on DS up

# CON & !IMS2 & IMS0 & EOB & !BSY & !DIDS1 & DIDS2

"End Of Block if not BuSY on DS down

# OS\$1 & IDS & DIDS2 & CON

"Latch while DS=DK=1

# OSS1 & IMS0 & !IDS & !DIDS2 & CON :

"Latch if DS=DK=0 & MS=1,3,5,or 7

#### "Slave Status bit 2

OSS2 = CON & IMS2

"any MS=4-7 on DS up or down

# CON & !IMS2 & NTV & !EOB & !BSY & DIDS1 & !DIDS2

"any Not Valid address if not BuSY and not End Of Block on DS up

# CON & !IMS2 & IMS0 & NTV & !EOB & !BSY & !DIDS1 & DIDS2

"any Not Valid address, not BuSY, not End Of Block, & MS=1or3 on DS down

# OSS2 & IDS & DIDS2 & CON

"Latch while DS=DK=1

# OSS2 & IMS0 & !IDS & !DIDS2 & CON; "Latch if DS=DK=0 & MS=1.3.5.or 7

#### "Output Data acKnowlege generates DK

ODK = !IWT & CON & OAK & DIDS2

"set if DS (delayed) and attached and not WaiT

# IMS1 & IMS0 & CON & OAK & DIDS2

"set if DS (delayed) and attached and MS=3 (pipeline) even if WaiT

# ODK & CON & OAK & DIDS2

"transition hold while DS (delayed)

# IWT & !IMS1 & ODK

"hold if WaiT and not MS1

# IWT & !IMSO & ODK :

"hold if WaiT and not MS0

"i.e. hold if not MS=3 (pipeline) AND WaiT, release it otherwise

#### "FastBus ReaD

FB RD = CON & !INH & IRD & !IMS2 & !IMS1 & !IMS0 & DIDS1 & !DIDS2

"set on DS up, MS=0 random data read

# CON & !INH & IRD & !IMS2 & IMS0 & DIDS1 & !DIDS2

"set on DS up, MS=1 block read

"set on DS up, MS=3 pipeline read

# CON & !INH & IRD & !IMS2 & IMS0 & !DIDS1 & DIDS2

"set on DS dn, MS=1 block read

"set on DS dn, MS=3 pipeline read

# CON & IRD & !IMS2 & !IMS1 & !IMS0 &IDS & DIDS2 & FB\_RD

"latch while MS=0 read and DS,DK up

# CON & IRD & !IMS2 & IMS0 & FB\_RD

"latch while MS=1,3 read

# CON & IDS & DIDS2 & FB RD

"latch while DS.DK up

# CON & !IDS & !DIDS2 & FB\_RD ;

"latch while DS,DK down

"i.e. latch until new MS or WR cycle

(cont MTC\_PAL2)

"Output INHibit data transfers

OINH = INH

# CON & !CSR;

"This stops NTA Incrementing for the FIFO in Data Space

END MTC\_PAL2

## APPENDIX C

**PARTS LIST** 

## MTC PARTS


MTC Bod No.	Maner	Last Update:		. Constitution		Unit	Module
MTC Part No.	Manuf AB	Manut PART No.		Description 10K 1/8W Res		Cost	Cost
R6,7,9,11,12	_ <b>~</b>			51 ohm 1/8w Res	1 5	0.13 0.16	
R13-R17,19,21			· · · · · ·	220 ohm 1/8w Res	7	0.16	
R18.20				100 ohm 1/4w Res	2	0.06	
R1,R5				56 ohm 1/4w Res	2	0.06	
R10				5.1K ohm 1/4w Res	1	0.06	
R2.4				620 ohm 1/4w Res	2		
RN1-RN44	AB	4610X-101	1407-0120	100 ohm 10-pin sip	44		
RP1-RP3	AB	4610X-101		270 ohm 10-pin sip	3	0.32	
RP4-RP6		4610X-101		330 ohm 10-pin sip	3	0.32	
				integrated circuit			
U116-U118	Motoroia	10101P	1455-5801	Quad OR/NOR Gate	1	0.31	0.31
U9,137	Motoroia	10114P		Triple Line Receiver	1	0.76	0.76
U25,33,35,38,48	Motorola	10124P	1455-5824	Quad TTL to ECL Translator	5	1.52	7.60
U8,34,49,50,51	Motoroia	10125P	1455-5825	Quad ECL to TTL Translator	5	1.22	6.10
U106-U113	Motorola	10133p	1455-5833	Quad latch	16		
U127-U134		•					
U47,65,67,84,86	Motorola	10188P		Hex Buffer w/enable	9	2.20	19.80
U98,101,102							
U119		•					
U20,21,31,32,46 U64,83,97	Motorola	10192P		Quad Bus Driver (ECL to Nim)	8	3.90	31.20
U1	Motoroia	10198P		Monostable Multivibrator	1	8.85	8.85
U29.87.88	Motorola			Quad OR/NOR Gate	3	0.64	
U15,19	Motorola			Quad 2 Input NOR Gate	2		
U37,39,42,54,60,89				Quad 2 Input OR Gate	6	0.64	
U28.45.61	Motoroia			Quad 2 Input AND	4	0.64	
U16	Motoroia			Triple 2-3-2 Input OR/NOR	1	0.64	
U30,68,85,99,120				Dual 5-4 Input OR/NOR	5	1.49	
U75-U78	Motorola			4-Bit Binary counter	8	7.46	
U36,44,95,96		10110101		The Direct of Control	•		33.53
U3.4.26.52	Motorola	10H125P		Quad ECL to TTL Translator	4	2.00	8.00
U40,41,43,53,57		10H131P		Dual D type F/F	ā	1.90	
58.59.90.					•		
U12-U14	Motorola	10H135P		Dual JK MS Filp Flop	3	2.30	6.90
U94		10H161P		Binary TO 1-8 Decoder (Low)	1	2.44	
U72.93		10H162P		Binary TO 1-8 Decoder (High)	2	_	
U62,63,66,70,71,74	,			5-Bit magnitude comparator	6		
U100,114,135		10H176P		Master-slave flip-flop	6	3.54	
U103-U1O5				m_oop			
U79-U82.73	Motoroia	10H181P		4-Bit alu/function generator	5	9.95	49.75
U123-U126		10H188P		Hex Buffer w/enable	1	1.45	
U115,121,136		70111001					
U122	Motoroia	10H189P		Hex Inverter w/enable	1	2.20	2.20
U7,U11	T.I.	74LS123N	1455-8123	Dual Retriggerable Monostable	2		
U6	T.I.	74LS02	1455-8002		ī		
<b>33</b>	٠	74002	1400-0002	·	·		0.20
SW2,SW3	CTS Co-	Switches P/N 206-8s	1465-0700	8 section dip switch	2	0.89	1.78
5W2,5W3 SW5	C&K	3M120	1433-8100	10 Pos. thumbwheel switch cw81fs			
SW6		P/N 206-4s	1455-0704	4 section dip switch	1	0.75	
SW1	C&K	MODEL TP11	1400-9704	tiny pushbutton switch	i	4.05	
L1-L16	KINGS	CONNECTORS K-LOCK P/N1077-3	1435-4400	Lemo PC mont	32	4.89	156.48
J1	3M	P/N 3431-5302		34pin reght angle header	1	1.61	1.61
FBSEG A FBSEG B	AMP	1-102585-3		FASTBUS 130 SOCKET CONNECTOR	1	7.87	7.87
				Diodes			
D2,4,6,8,11,13,14	H.P.	P/N HLMP-1503	1445-0470		11	0.24	2.64
D15,22,23,24				<del>-</del>			
D3,5,7,9,12	H.P.	P/N HLMP-1301	1445-0475	red LED	5	0.24	1.20
U3,3.7.8.12	H.P.	P/N HLMP-1401		yellow LED	6	0.24	
					2		
D16-D20,D1		1N4001	1445-1550	Signal Glode		0.03	0.06
,	, ,	1N4001	1445-1550		-	0.00	0.06
D16-D20,D1 D10,D21				Fuse			
D16-D20,D1	Littlefuse	type 251005 type 251010			2		0.96

### MTC PARTS

		Last Update:				Unit	Module
MTC Part No.	Manuf	Manut PART No.	FNAL Stock N	Description	Qtv	Cost	Cost
				Capacitors			
C165,C167	ERIE	8131-100-651-334M	1415-3170	.33ufd ceramic cap	2	0.18	0.36
C13	SPRAGUE	P/N 10TS-T10	1415-2110	100pfd	1	0.14	
C173	SPRAGUE	P/N 10TS-T47	1415-2150	470pfd cap	1	0.16	
C3	SPRAGUE	P/N 10TS-D10	1415-2170	1000pfd cap	2	0.18	
C174	SPRAGUE		1415-2160	680pfd	1	0.06	
C10-C12,14	MALLORY	CSR13-C336K	1425-1180	33ufd cap	4	0.45	
C145-164,C170-172	SPRAGUE	923CZ5U104M050B		.1ufd dip cap	29	0.42	
C4,61,68,175,176		•					
C7-C9,C15-C144	SPRAGUE	923cxZr103k050b		.01ufd dip cap	137	0.36	49.32
C1,2,169				• •		0.00	
		•		Delay Line	_		
UB	ENGLOOMP.	TTLDM-100T		DELAY LINE	1	15.20	15.20
DL1	ENG.COMP.	ECLDL-50		DELAY LINE	1	13.20	
U2,U25	ENG.COMP.	ECL-100K-LDM-16		DELAY LINE	2	48.70	
U17	BJMEC	PDH6500		DELAY LINE	1	85.00	
U16	ELMEC	FDD9010		DELAY LINE	1	9.00	9.00
				Hardware			
				MTC front panel 800.000-MD-2691	1	40.00	40.00
				HYLON SPACER .625LONGX4-40	7	0.10	

## APPENDIX D

MTC TEST MODULE DIAGRAM



## APPENDIX E

CORRECTIONS TO THE PRINTED CIRCUIT BOARD

Two design changes are responsible for two modifications on the MTC printed circuit board.

The first one is the addition of a NOR gate to invert the signal to the pin 6 of U6 (74S02). This NOR gate is in the same U6 package. The corrections to the board are shown in Fig. E-1 (the "X" represents a cut to a trace, and the hand drawn lines are the added wires).




Fig E-1 - Modification number 1 of the MTC'S PCB

In the case of a new PCB design, there is a better way of implementing this logic. A suggestion is given in Fig. E-2, for the trigger rate LED and for the WAIT rate LED in schematic 9/9.




Fig E - 2 - Suggested changes to the TRG IN and TRG WAIT LED driver logic in schematic 9/9

The 2nd change was required to make the front panel TRG MON and TRG WIN signals have the right timing, as observed with a scope, for adjusting the external trigger delay to the module. In order to accomplish this, the trigger signal to the NIM driver was taken from a different point in the circuit (also an extra NAND gate was added, mainly for not messing with the ECL terminations and not to run the signal too long distances; the available gate was found in U45, inputs 12 & 13 of a 10H104, and the input signal to the gate was taken from the same U45, pin 4). The changes are shown in Fig. E-3.

The above changes in the schematics are updated in the respective Cadnetix files. The 2nd modification, however, is not handled by the Cadnetix system, since it makes use a heterogeneous gate in the 10H104 package. A note is posted in the schematic such that new PCB designs will have to find a way to bypass this problem.




Fig E-3 - Changes to retime the TRG MON signal on the front panel coax connector